Silicon nanocrystals are synthesized by reactive magnetron sputtering to distribute throughout the gate oxide layer. The influence of charging and discharging of nc-Si on current conduction behavior of the film is investigated by current-voltage (I-V ) characteristics. It is found that a negative electric stress can strongly charge the nc-Si, suppressing the current conduction and increasing the DC resistance of the films, while a positive electric stress can discharge the nc-Si, leading to the recovery of the conductance.
Amorphous SiO 2 films embedded with Si nanocrystals (nc-Si/a-SiO 2 have been under intensive research because of its potential application in quantum dot non-volatile flash memory. 1 The memory effect is based on the charging and discharging of the nc-Si embedded in the gate oxide. 2 Charging and discharging in nc-Si usually lead to the flat-band voltage shifts in the capacitance-voltage characteristics. 3 4 The charging and discharging of the nc-Si are carried out by means of carrier tunneling between the adjacent nc-Si. 5 6 On the other hand, it has been shown that the charging and discharging of the nc-Si will in turn influence the carrier injection and transportation in the dielectric oxide layer. 7 Some relevant research on this issue has been reported, 8 9 but usually the studies were carried out with memory-cell structures with the nanocrystals confined in a narrow layer embedded in the gate dielectrics. It would be interesting to examine the charging and discharging in the nc-Si that distribute throughout the gate dielectric. For the MOS structures with such an ncSi distribution, charging and discharging of the nc-Si are expected to occur easily and thus they will have a significant impact on the electrical characteristics of the MOS structures. In this letter, we report reproducible charging and discharging induced decrease/recovery in conductance of nc-Si/a-SiO 2 films. It is found that the charging of nc-Si remarkably reduces the total conductance and capacitance of the films, while the discharging of nc-Si increases the conductance and capacitance. * Author to whom correspondence should be addressed.
Si-rich oxide films were deposited on p-type (100) Si wafers by reactive radio frequency (13.6 MHz, 200 W) magnetron sputtering of a pure Si target (4 inch, 99.999% in purity) in a gas mixture of argon and oxygen. The process pressure was set at 0.5 Pa; the Ar and oxygen flow rate were set at 80.0 and 0.9 sccm, respectively. The resultant film was ∼50 nm in thickness and ∼42 at.% (or SiO 1 4 in Si concentration as analyzed by X-ray photoelectron spectroscopy. Thermal annealing was carried out in N 2 ambient at 1050 C for 30 minutes to induce formation of nc-Si. 10 To fabricate the MOS structure, the backside of the sample was sputtered with a 1 m aluminum layer as the back contact. Round-shaped Al top electrode with a thickness of 200 nm was sputtered on the surface of the sample through a shadow hard mask with a pad radius of 160 m. The formation of the nc-Si was confirmed using Transmission Electron Microscope (TEM, JEM 2010). X-ray photoelectron spectroscopy analysis was performed using a Kratos-Axis spectrometer with monochromatic Al K (1486.71 eV) X-ray radiation after sputtering off the initial surface contamination layer with the built-in Ar + ions gun for 5 mins (10 nm). micrograph. The corresponding HRTEM image shows that these nanoparticles have well defined atomic lattices, indicating the formation of nc-Si. Their size ranged from 4 to 7 nm resulting in a mean crystal size of 5 nm in diameter. Figure 2 shows the I-V characteristics of the MOS structure based on the nc-Si/SiO 2 films before (i.e., the virgin sample) and after applying electric stress of −10 V and 10 V for 5 s. Note that the maximum voltage of the I-V measurement was set to 5 V, which was low enough to avoid any charging or discharging effect caused by the electrical measurement itself. As can be seen in Figure 2 , the repeated measurements did not cause significant changes in the I-V characteristic. This indicates that no significant charging or discharging taking place in the nanocrystals during the I-V measurement thus the conduction of the films was not affect by the measurement itself. However, after application of electric stress of −10 V for 5 s, the I-V characteristic changed drastically. As can be seen in Figure 2 , the current was reduced by more than 10 times upon negative electric stress. The reduction in the gate current indicated a large increase in DC resistance (or decrease in the conductance) in the film. However, the Fig. 2 . I-V characteristics of the MOS structure before (i.e., the virgin case) and after applying electric stress of −10 V and +10 V to MOS structure for 5 s.
gate current recovered back to the virgin state after application of 10 V for 5 s on the same pad, indicating an electric field-induced decrease in DC resistance (or increase in the conductance).
The increase in the DC resistance can be explained in terms of breaking of some tunneling paths due to charging up of the nc-Si caused by the electric stress. In the nc-Si distributed region, the electron conduction can take place between adjacent uncharged nc-Si via tunneling or other mechanism under external electric field. 11 And a large number of such nc-Si embedded in the oxide can form many conductive tunneling paths which significantly increase the conductance of the SiO 2 as shown in Figure 3 . Charge trapping occurs when the injected carriers are transported along the tunneling paths. The injected carriers could be trapped in the individual Si nanocrystals. On the other hand, it is well known that nc-Si/SiO 2 films contain high density of oxygen-related defects at the nc-Si/ SiO 2 interface, 12 such as neutral oxygen vacancy (O 3 ≡Si-Si≡O 3 , where represents the bonds to three oxygen atoms) 13 and non-bridging oxygen hole center (≡Si-O where represents an unpaired electron).
14 The carriers could also be trapped in these defects. 15 In either case, charge trapping is associated with the existence of the nc-Si. The charge trapping, in turn, affects the carrier transport across the oxide layer in a number of ways: firstly, charge trapping in an nc-Si or a defect increases the resistance of the tunneling paths involving the nc-Si or the defect due to the electrostatic interaction of the transported carriers with the trapped carriers. Secondly, the tunneling paths related to the charged nc-Si could be broken due to Coulomb blockade effect. Therefore, charge trapping will suppress the carrier transport across the oxide layer.
Under strong negative stress, holes from the p-type Si substrate and electrons from the Al gate are easily injected into the films. Some of the injected carriers could be trapped in the nc-Si associated trapping centers, leading to the reduction of the gate current. The recovery after application of positive electric stress is due to the release of some of the charges trapped in the trapping centers. Under positive gate stress, electrons and holes are injected into the gate oxide, filling the trapping centers. On the other hand, some of the holes and electrons trapped under previous negative stress are now pushed back to the Si substrate and the Al gate, "defilling" the trapping centers. However, because of the low injection efficiency of holes from Al electrode and electrons from the electron minority p-type Si substrate, the defilling process overwhelms the filling process. Thus charged nc-Si associated trapping centers are released, leading to the recovery of the tunneling paths.
Charging and discharging of these centers under external electric field have been confirmed by the C-V characteristics as shown in Figure 4 these centers. On the other hand, the flat band voltage shift can be recovered by applying of a positive electrical stress of +10 V for 5 s.
To examine the influence of the duration of the electric stress on the charging/discharging effect, a sequence of electric stresses of −10 V were applied on a fresh new pad for 5 s following a second electric stress of −10 V for 300 s after the initial I-V measurement. Figure 5 shows the I-V characteristics of the MOS structure before (i.e., the virgin sample) and after the electric stress. The first −10 V for 5 s leads to the gate current decrease from the order of ∼10 −6 A for the virgin case to the order of ∼10 −8 A. The second −10 V for 300 s leads to a further decrease to the order of ∼10 −9 A. This indicates that an increase in the duration of electric stress leads to a further charging up of the nc-Si, resulting in a further decrease in conductance of the film.
To examine the influence of the magnitude of the electric stress on the charging/discharging effect, a sequence of electric stresses of −15 V and 15 V were applied on a fresh new pad after the initial I-V measurement. Figure 6 shows the I-V characteristics of the MOS structure before (i.e., the virgin sample) and after applying the electric stress of −15 V and 15 V for 5 s. The I-V curve after −10 V for 5 s is also presented for comparison. The application of −15 V on the pad leads to a further decrease in the current comparing with −10 V. It is observed that the current is decreased from the order of 10 −5 A for the virgin sample to the order of 10 −7 A for the sample stressed at −10 V for 5 s, and the current is further decreased to the order of 10 −9 A after −15 V for 5 s. This indicates that an increase in the magnitude of electrical stress leads to a further charging up of the nc-Si, resulting in a further decrease in the conductance. However, a second application of 15 V can release the charged nc-Si, resulting in recovery of the conductance.
The charging and discharging of the nc-Si associated trapping centers under external stress is repeatable. Figure 7 shows the I-V characteristics of the devices after 10 cycles' of −15 V and 15 V for 5 s on the devices. The gate current is stable at around the order of 10 −7 ∼ 10
A for the discharged samples under positive stress, and at Fig. 5 . I-V characteristics of the MOS structure before (i.e., the virgin sample) and after applying electric stress of −10 V to the MOS structure for 5 s and a second electrical stress of −10 V for 300 s. around the order of 10 −9 ∼ 10 −8 A for the charged samples under negative stress. The phenomenon that the oxide resistance (or oxide conduction) can be changed by the external electric stress can be used in a new "two-terminal memory" device where information is stored as a high-or low-resistance state. The memory could be programmed with a negative electrical stress for a short duration and erased with a positive electrical stress.
In conclusion, application of negative electric stress leads to charge up of the nc-Si, while positive electric stress leads to the release of the charges. The charging and discharging of the nc-Si strongly influence the conductance of the films, i.e., the charge trapping leads to strong decrease in the conductance of the oxide, while the discharging leads to the recovery of the conductance. An increase in the duration or magnitude of the electric stress leads to a further increase in the charging/discharging effect. The charging/discharging behavior of the devices is repeatable. As the conduction can be modulated by electric Fig. 7 . I-V characteristics of the MOS structure after several cycles' application of the electric stress of −15 V and 15 V for 5 s.
